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Generalized four-point characterization method using capacitive
and ohmic contacts
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(Received 20 July 2011; accepted 27 December 2011; published online 2 February 2012)
In this paper, a four-point characterization method is developed for samples that have either capacitive
or ohmic contacts. When capacitive contacts are used, capacitive current- and voltage-dividers result
in a capacitive scaling factor not present in four-point measurements with only ohmic contacts. From
a circuit equivalent of the complete measurement system, one can determine both the measurement
frequency band and capacitive scaling factor for various four-point characterization configurations.
This technique is first demonstrated with a discrete element four-point test device and then with a
capacitively and ohmically contacted Hall bar sample over a wide frequency range (1 Hz–100 kHz)
using lock-in measurement techniques. In all the cases, data fit well to a circuit simulation of the
entire measurement system, and best results are achieved with large area capacitive contacts and
a high input-impedance preamplifier stage. An undesirable asymmetry offset in the measurement
signal is described which can arise due to asymmetric voltage contacts. © 2012 American Institute of
Physics. [doi:10.1063/1.3677331]
I. INTRODUCTION
Four-point electrical measurements1 were first devel-
oped by Lord Kelvin (W. Thomson) in 1861 to measure
extreme low resistances and to avert errors produced by
connection uncertainties of the contact,2 and first applied
to metal/semiconductor junction resistivity measurements
by Valdes.3 Since then four-point techniques have been
widely used because the functional separation of current
and voltage contacts eliminates contact resistances from
the measurement and improves accuracy compared to
the traditional two-point measurements.4, 5 The origins of
metal/semiconductor contacts date back to Schottky,6 with
ohmic contact recipes developed for their low resistance in
contacting semiconductors and quantum well heterojunctions
for material characterization.7 Ohmic contacts are especially
widely used in the four-point electrical measurement to char-
acterize carrier mobilities and densities in novel materials
and novel electronic structures through methods described
by Van der Pauw.8 However, alloyed ohmic contacts9, 10 can
be problematic in low-density systems and require different
alloy recipes for n- and p-type systems, while for new
materials the recipes may have not yet been developed. Ca-
pacitive contacts, studied at low frequencies around 100 Hz
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(Refs. 11 and 12) and at radio frequencies,13 on the other hand
can avoid such problems, and such a recipe has the advantage
of being independent of the material, carrier type, and carrier
density. In this work, we focus on the lower frequency range
which is relevant for lock-in measurement techniques. Both
previous works11, 12 were unable to accurately model the
entire frequency range, especially when capacitive contacts
were used for both current and voltage contacts. Thus further
study was warranted to assess the utility of capacitive contacts
and guide the eventual design of capacitive contact samples.
In this paper, both ohmic contacts and capacitive contacts
are studied and compared to model calculations of the com-
plete measurement circuit using the PSpice circuit simulation
software. Circuit models of each component of the measure-
ment system are first determined, including input and out-
put impedances of the electronic measurement instruments,
BNC connectors, and coaxial cables. Because the lock-in
input impedance deviates significantly from equipment spec-
ifications, a high impedance input preamplifier is introduced
to simplify circuit analysis and broaden the useful frequency
band for measurements. A discrete element four-point test de-
vice is then used to demonstrate this four-point characteri-
zation method for generalized contact impedances, compar-
ing with the PSpice circuit simulation assembled from the
circuit models of each component. The PSpice model rep-
resents well the behavior of the measurement system, even
when capacitors are used for all four contacts. A measurement
frequency band is defined within which the frequency re-
sponse gives zero phase rotation, and a capacitive scaling fac-
tor is calibrated for each measurement configuration. Finally,
a Hall bar sample with both capacitive and resistive contacts
is measured, and techniques are demonstrated for modeling
the circuit equivalent of each contact, as well as for modeling
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four-point resistance measurements with any combination of
capacitive and resistive contacts.
The remainder of this paper is organized as follows.
Section II discusses the specific process of modeling each
component in the lock-in measurement system. Section III
then introduces a discrete element four-point test device used
to demonstrate the generalized four-point characterization
method. The experimental results of this test device and
PSpice circuit simulations of the lock-in measurement sys-
tem are compared in Sec. IV, and the measurement frequency
band and capacitive scaling factor are defined. Measurements
of a capacitively and ohmically contacted Hall bar sample
are modeled in Sec. V, and measurement limitations are dis-
cussed. The paper ends with concluding remarks in Sec. VI,
and the Appendix illustrates the importance of including the
high input impedance preamplifier stage.
II. CIRCUIT EQUIVALENT OF THE LOCK-IN
MEASUREMENT SYSTEM
A. Circuit equivalent modeling procedure
To model the lock-in measurement system below, it is
decomposed into its respective components, and a candi-
date circuit equivalent is assigned to each target component.
Optimal model parameters are chosen such that the PSpice
circuit simulation of the measurement system accurately mod-
els the experimental results over the range 1 Hz–10 kHz. If
the target component has more than one element in its cir-
cuit equivalent, multiple measurements and simulations are
compared to deduce optimal model parameters. If the simu-
lation cannot model the required frequency range, this pro-
cess is repeated with a new circuit equivalent until the ap-
propriate circuit equivalent is found. We note that we were
able to get reasonable results in the experiments below only
when the entire experiment was shielded, so all discrete ele-
ments were put inside aluminum shielding boxes with BNC
feedthroughs.
B. Lock-in input
First, we will deduce the lock-in input impedance using
the simplified experimental setup shown in Fig. 1(a) with cir-
cuit equivalent in Fig. 1(b). The measurement system consists
of a lock-in voltage source VS; a 1 m coaxial cable with ca-
pacitance C1m; a source output impedance metal film resis-
tor shielded inside an aluminum box with nominal source re-
sistance RS having residual parallel source capacitance CS; a
male-male (MM) BNC connector with capacitance CMM; and
the lock-in input. The exact values of each component were
arrived at through an iterative process to be described here
and in Sec. II B: C1m = 98 pF, RS = 100 M, CS = 0.17 pF,
and CMM = 2 pF.
To achieve best fit for the lock-in input impedance Zin,
we modeled it as shown in Fig. 2(a). This input impedance
consists of a low-pass current divider stage with parallel ca-
pacitance Cdiv and resistance Rdiv, in series with the nomi-
nal lock-in input impedance low-pass filter of Rin = 10 M
in parallel with the capacitance Cin = 25 pF. By applying a
FIG. 1. (a) Diagram of the lock-in measurement system used to test the lock-
in input impedance. (b) Circuit equivalent of the measurement system. C1m
represents the capacitance of a 1 m coaxial-cable; RS and CS the resistance
and parallel capacitance of a source impedance resistor shielded inside an
aluminum box; and CMM the capacitance of a MM connector. The lock-in
input impedance Zin is considered for two different cases in Figs. 2 and 3.
voltage source VS = 1 V and adjusting the parameters for best
fit, we get Rdiv = 6.5 k and Cdiv = 31.0 pF for input A (Cdiv
= 39.5 pF for input B). The model accurately matches the
measured behavior up to 100 kHz as seen in the Bode plot of
Fig. 2(b).
It is important to note that the nominal circuit equiva-
lent specified by the manufacturer for the Stanford Research
830 (SR830) lock-in input impedance is not adequate for ac-
curate circuit modeling over the frequency range of inter-
est. To demonstrate this, we compare the same experimental
data with a circuit simulation using the nominal lock-in input
impedance of the SR830. As shown in Fig. 3(a), the nomi-
nal input impedance is Rin = 10 M in parallel with an input
capacitance of Cin = 25 pF.
Figure 3(b) shows that PSpice simulations based on this
nominal input impedance have at best the correct qualitative
low-pass behavior, but demonstrate a cutoff frequency that is
higher than that observed in the experiment. The result is un-
satisfactory, with a factor of 3 error in the estimated VA mag-
nitude at high frequencies. We conclude that the manufacturer
specification for the input impedance is not sufficiently ex-
act for the precision analysis we wish to perform. The ear-
lier model from Fig. 2 is superior since the additional series
resistor forms a RC circuit with Cin and provides additional
negative phase shift at high frequencies above 10 kHz. The
FIG. 2. (a) Lock-in input model with empirical low-pass current divider
stage at its front end. (b) Magnitude and phase plot of the lock-in input volt-
age VA (solid line) and its corresponding PSpice circuit simulations (dashed
line) based on this lock-in input model. The two traces are almost indistin-
guishable, except for the small phase discrepancy above 10 kHz.
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FIG. 3. (a) Nominal lock-in input impedance model. (b) Magnitude and
phase plot of the lock-in input voltage VA (solid line) and its correspond-
ing PSpice circuit simulation (dashed line) showing a poor fit in comparison
to the earlier lock-in impedance model from Fig. 2.
additional parallel capacitor also accounts for steeper roll-
off. In the analysis that follows, we will therefore model the
SR830 lock-in input with the empirical low-pass current di-
vider at its front end following Fig. 2(a).
C. Base system
Now that the lock-in input is properly modeled, the
second measurement circuit of interest which we call the base
system will allow us to model the impedance of any target
element which has a female or male BNC connector. The
base system will therefore have either a male or female in-
put, respectively, where the target impedances can be inserted
and measured. Figure 4(a) shows a diagram of the male input
(M-Input) system, which is a combination of MFF and MM
connectors, where one remaining F-connector serves as the
input to the system. Similarly, the MMM connector functions
as the female input (F-Input) system in Fig. 4(b).
FIG. 4. (a) M-Input base system: Diagram for measuring the impedance
of a target test circuit element Ztest which has a male BNC connection,
(b) F-Input base system: Diagram for measuring Ztest which has a female
BNC connection, (c) Circuit equivalent of the base system with a target test
element impedance Ztest. For the M-Input case (a) CT = CMFF + CMM = 5
pF, and for the F-Input case (b) CT = CMMM = 7 pF.
FIG. 5. Magnitude and phase plot of VA (solid line) and its corresponding
PSpice circuit simulations (dashed line): (a) MM connector, CMM = 2 pF,
(b) MFF connector, CMFF = 3 pF, (c) 1 m coaxial cable, C1m = 98 pF and
(d) a combination of MFF and MM connectors, CMFF + CMM = 5 pF. Note
that CMMM = 7 pF was also calibrated in a similar manner (data not shown).
Inserting a target test element to such a base system input
will add another impedance Ztest to the base system circuit
diagram of Fig. 4(c). Therefore, the impedance of the target
element can be modeled by finding the resistor and capacitor
values required to fit the experimental results.
D. Calibrating connector capacitances
This procedure was used to model the capacitance of var-
ious BNC connectors in the measurement circuit in Fig. 5.
Note, for example, in Fig. 5 how the amplitude in the high
frequency limit of 100 kHz differs for the various elements,
allowing accurate calibration of the capacitances in question.
III. FOUR-POINT TEST DEVICE WITH GENERALIZED
CONTACT IMPEDANCE
The discrete element four-point test device in Fig. 6
represents a generalized device with individual resistors
or capacitors serving as resistive and capacitive contact
impedances Z, where the test resistor to be measured is la-
beled R0. The current contacts have the subscript I, I′ and
the voltage contacts V, V′, where the prime indicates a con-
tact closer to the ground potential. Four distinct configu-
rations of four-point characterization are thereby possible,
as the current or voltage contacts can be either resistive
or capacitive, respectively. A shorthand notation for each
configuration11 is: −, −κ , κ− , κ−κ . The first sym-
bol represents whether the current contacts (ZI and ZI′ ) are
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FIG. 6. Schematic of the four-point test device. The two branches on the left
are current contacts which pass current through the test resistor R0, while the
two branches on the right are voltage contacts which are used to measure the
four-point voltage across R0. Contacts closer to ground are marked with a
prime.
ohmic  or capacitive κ , and the second symbol represents
whether the voltage contacts (ZV and ZV′ ) are ohmic  or
capacitive κ . A metal-film resistor is used for the test resis-
tance R0 = 30 k. Resistive contacts are metal film resis-
tors for current contacts RI = 75 k and voltage contacts
RV = 75 k, respectively, and capacitive contacts are
polyphenylene sulphide film capacitors for current contacts
CI = 680 pF and voltage contacts CV = 100 pF, respectively.
These values are chosen to approximate those of the Hall bar
sample studied in Sec. V.
A. Four-point characterization setup for resistive and
capacitive contacts
For the four-point characterizations, the lock-in measure-
ment system of Fig. 7(a) was modified to include a high input
impedance Ithaco 1201 preamplifier. This preamplifier has
orders of magnitude larger input impedance than that of the
lock-in, and matches the manufacturer’s nominal input speci-
fications with preamplifier input resistance RP = 100 G and
capacitance CP = 20 pF. These high input impedances mini-
mize the leakage current through the voltage contacts of the
test device and widen the measurement frequency band for
making four-point characterizations. (For comparison in the
Appendix, the same measurement without the preamplifier is
shown to have either a smaller useful measurement frequency
band or none whatsoever.)
The procedure of generalized four-point characterization
of R0 is as follows. VS and RS in series form a current source,
which sends current IS = (VS/RS) through the current contacts
of the test device. The measured voltage difference between
two voltage contacts of the test device is then divided by this
source current IS flowing through R0 to determine the mea-
sured four-point resistance R4pt = R−, R−κ , Rκ−, Rκ−κ
whose magnitude and phase are then plotted in a Bode plot.
All components of the measurement system, including resis-
tors and capacitors of the test device, are calibrated using the
same methods described in Sec. II.
To uniquely label each circuit element in Fig. 7(b), we de-
fine all impedances connected to node N of R0 with a prime.
The primed capacitors are nominally equal to the unprimed
ones, but the different notations will be kept explicit for
clarity.
IV. FOUR-POINT CHARACTERIZATION
OF TEST DEVICE
Figure 8 shows the experimental results of the four dif-
ferent four-point current-voltage configurations, −, −κ ,
κ−, and κ−κ in panels (a)–(d), respectively, for the discrete
element four-point test device described above. It is clear that
all four show a different frequency response, yet it is pos-
sible to deduce the same test resistance value R0 from each
of these datasets with knowledge of the measurement circuit.
In the following, we first describe the measurement frequency
band wherein the R0 value can be characterized, and then we
derive the capacitive scaling factor which allows the exact
value of R0 to be determined in all four contact geometries.
A. Measurement frequency band and capacitive
scaling factor
When capacitive contacts are used at finite measurement
frequency, the network of capacitors acts as a current divider
or voltage divider at various branches of the measurement cir-
cuit, causing the measured signal to be reduced by a capacitive
scaling factor14 γ = R4pt/R0 < 1. The measurement frequency
band defines the set of frequencies between the low cutoff
FIG. 7. (a) Diagram of the lock-in measurement system of four-point test device including preamplifier stage. (b) Circuit equivalent of the measurement system.
Rg = 50  represents the resistance of the grounding resistor; and RP, CP and RP′ , CP′ represent the input resistance and capacitance of the preamplifier input A
and B, respectively. The nodes at either end of R0 are marked M and N.
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FIG. 8. Magnitude and phase Bode plots of measured four-point electri-
cal impedance of the test device (solid line) and its corresponding PSpice
circuit simulations (dashed line) with lock-in preamplifier stage: (a) −,
(b) −κ , (c) κ−, and (d) κ−κ . The black horizontal lines indicate the mea-
surement frequency band for each setting with solid triangles designating the
low fL and high fH frequency measurement band boundaries. The vertical po-
sitions of the black horizontal lines show the predicted magnitude and phase
within the measurement frequency band, where the capacitive scaling factor
γ is included. There is excellent agreement between the measured data and
the circuit simulations.
frequency fL and high cutoff frequency fH, where the mea-
sured four-point impedance matches the test resistance R0
scaled by this capacitive scaling factor. The phase of the four-
point voltage should approach zero over this measurement
band in agreement with the data in Fig. 8. The discussion
below will estimate fL, fH, and γ for all four measurement
configurations.
We first consider the high cutoff frequency. In the exper-
iments below, the limiting high frequency is set by the para-
sitic parallel source capacitance CS, which shorts the source
resistance RS at the high cutoff frequency for all four config-
urations
fH = (2π RSCS)−1 , (1)
which gives us fH = 9.4 kHz. In Fig. 8, this is seen most read-
ily in the κ–κ traces where the magnitude shows a significant
rise. As we shall see below, this behavior is compensated in
–, –κ , κ– by low-pass filters near fH.
In the analysis below, the capacitive scaling factor γ and
the low cutoff frequency fL are different for each measure-
ment configuration. A common simplifying assumption can
be made about the circuit in Fig. 7(b). The preamplifier input
capacitance CP in parallel with the 1 m coax C1m will short the
extreme high preamplifier input resistance RP for the entire
band of useful frequencies f > 1/2πRPCP = 0.01 Hz. Thus,
the resistance RP can be safely ignored for all analyses below.
1. − measurement
For the − measurement in the frequency range of in-
terest (Fig. 9), CMM is shorted by the resistance of the test
FIG. 9. Schematic of the four-point test device in the − measurement. RI
and RI′ are the current resistors, while RV and RV′ are the voltage resistors.
device (Rdev = RI + R0 + RI′ = 180 k) below the frequency
f = 1/2πRdevCMM = 440 kHz, so CMM can be ignored. Look-
ing from the test resistor R0 at node N to ground, CP′ and
C1m′ in parallel with the resistances RV′ and RI′ in series
form a low-pass filter with roll-off frequency f = 1/2π (RV′
+ RI′ )(CP′ + C1m′ ) = 9 kHz. This compensates the effect of
the source impedance RS in parallel with CS, resulting in a
flat-band behavior above fH. An analogous treatment can be
made at node M. There is no low-frequency cutoff fL for the
− configuration.
Because there are no capacitive current- or voltage-
dividers in the − circuit, the capacitive scaling factor is
simply unity, γ = 1.0, and R4pt = VAB/I is equal to R0 = VMN/I.
2. −κ measurement
For the −κ measurement (Fig. 10), again CMM can be
excluded for the same reasons given above. The capacitor CV′
in series with the parallel combination of CP′ and C1m′ forms
a low-pass filter with the current resistor of the test device RI′
at the frequency f = 1/2πRI′ [CV′ ‖(CP+ C1m)] = 36 kHz. This
frequency is far enough above fH, that the magnitude plot in
−κ increases slightly before assuming a flat response. Once
again, the analogous treatment can be made at node M. There
is no low cutoff frequency fL.
However, the voltage capacitors CV and CV′ do form a
voltage divider at both ends of R0 resulting in a capacitive
scaling factor γ . Assuming that there are minor process vari-
ations of the capacitors, different capacitive scaling factors γ A
and γ B arise at input terminals A and B of the preamplifier
γA = CVCV + CP + C1m , (2)
γB = CV
′
CV′ + CP′ + C1m′ . (3)
The voltage over R0 is
VMN = VA
γA
− VB
γB
. (4)
FIG. 10. Schematic of the four-point test device in the −κ measurement.
RI and RI′ are the current resistors, while CV and CV′ are the voltage capaci-
tors.
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In general, γ A and γ B differ from their mean value γ¯ by a
small amount γ /2,
γA = γ + γ2 , γB = γ −
γ
2
. (5)
Then
VMN ≈ 1
γ¯
(VAB) − 1
γ¯
(
VA + VB
2
)
γ
γ¯
, (6)
where VAB = VA−VB is the differential signal at the premapli-
fier, and (VA+VB)/2 is the common mode signal, and the ap-
proximation on the right is for γ  γ . Inverting Eq. (6),
one can define the capacitive scaling factor for −κ as the
differential scaling factor γ = γ and solve for the measured
four-point resistance R4pt = VAB/I in terms of the test resis-
tance R0 = VMN/I and common mode offset resistance ρC
ρC = 1
γ
(
VA + VB
2I
)
γ
γ
. (7)
Hence,
R4pt = γ (R0 + ρC ) . (8)
Note that it is important to design a symmetric measurement
circuit so that γ = 0 to minimimize the common mode
offset signal. In the present example, γ = γ¯ = 0.45 and γ
≈ ρC ≈ 0.
3. κ− measurement
For frequency analysis of κ− (Fig. 11), we can once
again ignore CMM because the impedance of the capacitors CI
and CI′ will be much less than that of the impedance of CMM.
The resistance RV′ in series with the parallel combination of
CP′ and C1m′ forms a low-pass filter with the current capacitor
of the test device CI′ at the frequency f = 1/2πRV′ [CI′ ‖(CP
+ C1m)] = 21 kHz. Here, the parallel symbol represents the
mathematical relation X‖Y = XY/(X+Y). This frequency is
just above fH, so that the magnitude plot in κ− barely in-
creases before assuming a flat response. Once again, the anal-
ogous treatment can be made at node M.
To determine the low frequency cutoff fL, the resis-
tance RV can be neglected compared to CP and C1m below
f = 1/2πRV(CP+ C1m) = 18 kHz, thus the total impedance
looking from node N of resistor R0 to ground is dominated by
the capacitors
ZN = 1jω (CI′ + CP′ + C1m′) =
1
jωCN , (9)
where CN is the total capacitance from node N to ground.
Since R0  ZN at low frequency, the total impedance look-
FIG. 11. Schematic of the four-point test device in the κ− measurement.
CI and CI′ are the current capacitors, while RV and RV′ are the voltage
resistors.
ing from node M of capacitor CI to ground is
ZM ≈ 1jω(CI′ + CP + CP′ + C1m + C1m′) =
1
jωCM , (10)
where CM is the total capacitance from node M to ground.
So the voltage at node M can be determined from a simple
voltage divider analysis to be
VM = VS ZMRS + 1jωCI + ZM
, (11)
where once again, the minor effect of CMM can be ignored.
The voltages measured at inputs A and B are
VA = VM, (12)
VB = VM ZNZN + R0 . (13)
Then the voltage difference at inputs A and B is
VAB = VM
( jωCN R0
1 + jωCN R0
)
. (14)
The two product terms in Eq. (14) each have their own
frequency dependence. VM as defined in Eq. (11) follows
a low-pass behavior with roll-off frequency fL1 = 4.0 Hz,
calculated as
fL1 =
1 + CM
CI
2π RSCM
, (15)
whereas the second term in Eq. (14) follows a high-pass be-
havior with roll-off frequency fL2 = 6.65 kHz, calculated as
fL2 = (2π R0CN)−1. (16)
So a flat frequency response of VAB results between fL1 and
fL2, the range where the low-pass and high-pass behaviors
overlap to give a scaled flat-band response. Thus the low cut-
off frequency fL = fL1 = 4.0 Hz.
The capacitive scaling factor here comes from capaci-
tors dividing the current. CMM together with CI acts as a cur-
rent divider, and another current divider is at the input end of
R0, so the capacitive scaling factor calculated below gives us
γ ≈ 0.91,
γ = CI ‖CM
CI ‖CM + CMM ·
CN
CM
, (17)
where CN and CM are defined in Eqs. (9) and (10). The first
fraction designates current divider between CMM and CI,
while the second fraction designates current divider at the in-
put end of R0, which was not considered in Ref. 11. This is
important when CI′ is comparable to the total capacitance of
coaxial cable plus input capacitance of the preamplifier.
The use of capacitive contacts as current contacts results
in comparable current flow in two voltage resistors RV and
RV′ and test resistor R0. Therefore, the asymmetry of voltage
contact resistors is defined as
RV = RV′ − RV (18)
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FIG. 12. Schematic of the four-point test device in the κ−κ measurement.
CI and CI′ are the current capacitors, while CV and CV′ are the voltage ca-
pacitors.
and hence different voltage drops over RV and RV′ which are
included in the measured voltage VAB need to be taken into
account. The currents through RV and RV′ are nearly the same
and are scaled by a factor of (CP + C1m)/CN compared to the
current through R0. So the asymmetry offset resistance ρA is
defined as
ρA = CP + C1mCN RV. (19)
In this case,
R4pt = γ (R0 + ρA) . (20)
4. κ−κ measurement
For calculating the low frequency cutoff of κ−κ
(Fig. 12), we again ignore CMM for the same reasons as for
κ−. Following similar procedure as in Eqs. (9) through (14),
with scaling factors γ A and γ B defined in Eqs. (2) and (3), the
voltage difference at inputs A and B can be derived as
VAB = VM
(
γA − γB 11 + jωCN R0
)
. (21)
Here, R0 is included for deriving the total impedance looking
from node M of capacitor CI to ground, and the total capac-
itance from node N to ground CN is specifically defined as
CN = CI′ + CV′ ‖(CP′ + C1m′) , (22)
since we have voltage capacitors. Under the assumption
f  (2πCNR0)−1 = 6.85 kHz and small asymmetry γ in
Eq. (5),
VAB ≈ VM[γ + jωCN R0γ¯ ]. (23)
The two product terms in Eq. (23) each have their own fre-
quency dependence. The low-pass roll-off frequency of VM is
fL1 = 4.1 Hz, calculated as Eq. (15) with a specific definition
of CN in Eq. (22) and CM,
CM = CV ‖(CP + C1m) + CN, (24)
whereas the second term represents a zero in the complex
frequency response which increases linearly with frequency
above fL2 = 154 Hz, calculated as
fL2 = |γ | (2πCN R0γ¯ )−1 . (25)
Therefore fL = fL2 = 154 Hz sets the low cutoff frequency
of κ−κ above which there is a scaled flatband response, and
the assumption f  6.85 kHz is satisfied. One can see that the
phase reaches zero within the measurement band for all con-
figurations except κ−κ , and this phase rotation would reach
zero if the fH high frequency cutoff were to be increased by
reducing either the source resistance RS or capacitance CS.
Following the derivation of capacitive scaling factor in
Eqs. (2)–(6) in Sec. IV A 2 and Eq. (17) in Sec. IV A 3, the
capacitive scaling factor for κ−κ measurement is γ ≈ 0.43,
calculated as
γ = CI ‖CM
CI ‖CM + CMM ·
CN
CM
· γ¯ , (26)
where the first two terms represent current division between
CMM and CI, and between CV and R0, respectively, and the
last term represents voltage divider as Eq. (5). This formula
shows similar dependence on capacitors as in the circuit of
Ref. 11, except that here we observe a capacitive scaling fac-
tor γ closer to unity. CMM is included here since we used a
single male-male BNC connector which has very small but
measurable capacitance, causing a small amount of current
loss as a current divider. Similarly, a common mode offset
resistance ρC arises from asymmetric capacitive voltage con-
tacts as Eq. (7) in Sec. IV A 2,
ρC = 1
γ
(
VA + VB
2I
)
γ
γ
(27)
and, therefore,
R4pt = γ (R0 + ρC) . (28)
V. FOUR-POINT CHARACTERIZATION
OF HALL BAR SAMPLE
The technique described above will be used to test a Hall
bar sample fabricated to have both capacitive and ohmic con-
tacts. A Hall bar pattern is mesa etched into a GaAs/AlGaAs
heterojunction quantum well which sits at a depth of
d = 240 nm below the surface, and ohmic contacts are fab-
ricated by alloying an evaporated layer of Ge:Au, whereas ca-
pacitive contacts are fabricated by subsequently evaporating
a layer of Ti:Au that is then not alloyed. All details regarding
sample fabrication and design are found in Isik et al.,11 where
identical structures were fabricated on different substrates.
For measurement, the sample is placed inside an aluminum
shielding box with BNC feedthroughs at room temperature
ambient. Four-point measurement and analysis strategies are
the same as those introduced in Secs. III and IV.
A. Circuit equivalent of the Hall bar sample
Each ohmic contact and Hall bar resistance is represented
by a resistor as in Fig. 13, where the identical sequential Hall
bar resistances R0 and R0′ are assumed to be the same. Each
ohmic contact and Hall bar resistance is characterized as fol-
lows. First, two target ohmic contacts are chosen, and a low
frequency current (<1 Hz) is sent through them by connecting
the same current source as in Sec. III A. The total resistance
of this branch is then the measured voltage between these two
contacts divided by the lock-in current. By comparing the to-
tal resistance gathered from five possible ohmic contact pairs,
each ohmic contact, and Hall bar resistance can be deduced.
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FIG. 13. Circuit equivalent model of the resistive contacts and Hall bar re-
sistance. RI = 37.1 k and RI′ = 53.6 k represent the two current contacts;
RV = 73.4 k and RV′ = 57.1 k the two voltage contacts; R0 = 27.9 k
is the Hall bar resistance being measured; and R0′ = 27.9 k is an identical
sequential segment.
B. Capacitive contact characterization
After ohmic contact characterization, each capacitive
contact is modeled with a combination of a capacitor, a par-
asitic series resistor RCs, and a parallel leakage resistor RCp
as in Fig. 14. A target capacitive contact is chosen in series
with one adjacent ohmic contact, through which a current is
sent by connecting the same current source as in Sec. III A
but with lower voltage (VS = 0.1 V, RS = 100 M), with the
capacitive contact grounded. The frequency response of the
two-point voltage is then measured over 1 Hz–100 kHz at the
adjacent ohmic contact as shown in Fig. 15.
Optimal model parameters of the target capacitive con-
tact are then chosen such that the PSpice circuit simulation
of the measurement system accurately models the experimen-
tal results over the range 1 Hz–10 kHz (see Table I). Anom in
Table I is the nominal area of each capacitive contact which
was designed to give the nominal capacitance Cnom, calcu-
lated as
Cnom = ε0εr Anomd , (29)
where ε0 is vacuum permittivity, εr = 12.05 is dielectric
constant15 of AlxGa1-xAs for x = 0.3, and d = 240 nm is
the thickness of AlGaAs spacer layer in between the metal
contact and the two-dimensional electron system (2DES). The
characterized capacitances are different from their nominally
designed values due to minor fabrication variations. Each pa-
rameter of the circuit equivalent in Fig. 14 can be found in-
dependently since the parallel leakage resistor RCp forms a
voltage divider with current source resistance RS below 10 Hz
and thus determines the frequency response below 10 Hz; the
parasitic series resistor similarly determines the frequency re-
sponse above 10 kHz; and the capacitor is responsible for the
roll-off frequency (see Fig. 15).
The resulting values in Table I can be used to check for
consistency. If the capacitance scales with area and the leak-
age resistance with the inverse of the area, then their product
should yield a characteristic constant for this particular quan-
FIG. 14. Circuit equivalent model of a capacitive contact.
FIG. 15. Magnitude and phase plots of capacitive contact characterization
voltage measurements (solid line) and Pspice circuit simulations (dashed
line). The open triangles designate the minimum operating frequency fdep,
below which the 2DES at the GaAs/AlGaAs heterointerface depletes: fdep,I
= 9.1 Hz, fdep,I′ = 53 Hz, fdep,V = 49 Hz, fdep,V′ = 69 Hz. The black hor-
izontal lines indicate the frequency band where no depletion of the 2DES
occurs.
tum well, spacer, and gate metal. The smaller capacitors are
observed to follow a product rule RCpC = 61 000 pF · M
±20 %, which can be useful in predicting behavior of other
capacitors using a similar substrate. However, the larger ca-
pacitor CI obeys a different product rule RCpC = 480 000
pF · M, implying an order of magnitude less leakage per
unit area. Further statistics of this sort will be studied in fu-
ture samples to gather more statistics and understand how this
difference arises.
Magnitude and phase plots of Fig. 15 show that the ca-
pacitive contact model accurately matches the observed be-
havior between 1 Hz–10 kHz. As with the test device analysis
in Fig. 8, the calculation of the phase deviates slightly from
the measured behavior above 10 kHz.
At low frequencies, one pathological effect that may be
expected to occur in capacitive current contacts under suffi-
ciently large negative bias is the complete depletion of the
2DES at the GaAs/AlGaAs heterointerface. Such an effect
would cause one terminal of the capacitor to float for a certain
TABLE I. Optimal model parameters for Hall bar sample capacitive con-
tacts. For each contact, Anom is the nominal area which was designed to give
the nominal capacitance Cnom; C is the characterized capacitance of the con-
tact; RCp is the parallel leakage resistance; and RCs is the parasitic series
resistance defined in Fig. 14.
Capacitive
contact Anom (mm2) Cnom (pF) C (pF) RCp (M) RCs (k)
CI 1.36 604 700 680 6.5
CI′ 0.21 93 120 400 45.4
CV 0.21 93 130 480 33.0
CV′ 0.21 93 92 800 15.0
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fraction of the ac lock-in cycle and could lead to enhanced
electrical noise. One can calculate the minimum operating
frequency fdep, below which 2DES completely depletes, by
first calculating the maximum voltage amplitude V0,max which
brings the 2DES to the verge of depletion
V0,max = ene
c
, (30)
where e is electron charge, ne ≈ 1 × 1011 cm−2 is the 2DES
density. And c is the capacitance per unit area, which can be
expressed as, from Eq. (29),
c = C
A
= ε0εr
d
, (31)
where C is the capacitance and A is the area of the capacitive
contact. The maximum current amplitude then becomes
Imax = j2π f AcV0,max = j2π f Aene, (32)
where Imax =
√
2VS
RS
, and the factor of
√
2 converts the rms
value of VS to an amplitude. So the minimum operating fre-
quency for ac operation is
fdep = VS√
2πene ARS
, (33)
where fdep for CI and CI′ are calculated to be 9.1 Hz and
53 Hz, respectively. Equation (33) shows the inverse re-
lationship between fdep and the area A of capacitive con-
tact, indicating that larger capacitive contact area can lower
fdep. It is worth noting that there is no obvious evidence of
the depletion frequency cutoff in these two-point measure-
ments. This may result from both terminals in a two-point
measurement having a well-defined electrostatic potential. In
the upcoming four-point measurements, segments of the cir-
cuit are floating and the enhanced noise due to depletion
below fdep becomes more evident.
C. Four-point characterization results
Figure 16 shows the experimental results of the four dif-
ferent four-point current-voltage configurations, −, −κ ,
κ−, and κ−κ in panels (a)–(d), respectively. Results show
that the PSpice simulation accurately models experimental re-
sults in all four configurations between 10 Hz–10 kHz. It is
noteworthy that below fdep, depletion of the capacitive con-
tacts causes enhanced noise below 100 Hz, though the mean
value still matches the model calculation quite well for an-
other decade down to 10 Hz.
All configurations except κ−κ have a significant mea-
surement frequency band of 100 Hz–10 kHz, allowing the
Hall bar resistance R0 to be deduced in these configurations
and demonstrating the utility of capacitive contacts in a real
sample. The configuration κ−κ has a narrower measurement
frequency band as can be seen in Fig. 16(d), but the re-
sults show that where the phase rotation crosses zero around
10 kHz, one can correctly estimate the scaled R0 value. Based
on Eqs (25) and (33), a larger capacitive contact should be
used for CI′ in order to expand the measurement frequency
band. These results are also promising since they prove that
FIG. 16. Magnitude and phase Bode plots of four-point electrical impedance
of Hall bar (solid line) and its corresponding PSpice circuit simulations
(dashed line) with lock-in preamplifier stage: (a) −, (b) −κ , (c) κ−,
and (d) κ−κ . The black horizontal lines indicate the measurement frequency
band for each setting. The solid triangles again designate the low frequency fL
and high frequency fH measurement band cutoffs, and the open triangles des-
ignate the minimum depletion frequency fdep of the 2DES. The vertical po-
sitions of the black horizontal lines show the predicted magnitude and phase
within that frequency band, where the capacitive scaling factor γ is included.
Excellent agreement is shown for both the measurement frequency band, and
for the capacitive scaling factor. For κ−κ , the measurement frequency band
is particularly small since fL approaches fH.
PSpice simulation can correctly model frequency response of
all configurations, including κ−κ .
D. Limitations
The analysis of the measurement frequency band and ca-
pacitive scaling factor enlightens us on the design of resis-
tive and capacitive contact samples, in order to get a wider
measurement frequency band and a capacitive scaling factor
closer to 1, comparable to traditional ohmic contact four-point
characterization.
1. Sample resistance
The assumption has been made that the sample resis-
tance R0 is negligible compared to the impedance of capac-
itors when deducing the capacitive scaling factor. A complete
circuit analysis indicates that the maximum resistance for R0
is
Rmax = 10% × {2π fH [CV ‖ (C1m + CP) ]}−1 , (34)
which gives us the maximum resistance of 31.4 k in our
system setting. If the resistance exceeds this value, one must
either redesign the sample to have larger capacitive current
contacts or recalculate the capacitive scaling factor and cutoff
frequency under these new conditions.
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2. Capacitive contacts
Based on our frequency response analysis, larger current
capacitors can lower fL, widening the measurement frequency
band. On the other hand, if the current capacitors become too
large, they may introduce a low-pass filter that would lower
the high cutoff frequency fH which in the present circuit model
is limited by the parallel source impedance capacitor CS. One
should also consider that with capacitive contacts lithograph-
ically fabricated on the sample, the percentage of sample area
dedicated to the capacitive contacts may set the upper limit on
the capacitance value. One should keep in mind, however, that
capacitors for voltage contacts do not require as large an area
as capacitors for current contacts. So there are several design
trade-offs when making capacitive contacts.
3. Capacitance of coaxial cables
The capacitance of coaxial cables is a non-negligible
cause of signal reduction due to the current divider effect, es-
pecially when all contacts are capacitive. Therefore, shorter
coaxial cables are encouraged to introduce smaller cable ca-
pacitances, and whenever possible, short BNC connectors are
to be used instead of cables since they have capacitances of
only a few pF. If the input capacitance of the preamplifier is
negligible, the capacitance of the coaxial cables strongly af-
fects the voltage distribution between voltage capacitors and
inputs of preamplifier. If the capacitance of coaxial cables can
be limited to less than 10% of the voltage capacitors (in our
system setting, this limit would be 10 pF), the voltage divider
effect at the preamplifier stage can be ignored. Alternatively,
one can make larger voltage capacitors to allow for larger
coaxial capacitances, but once again this will be limited by
the sample area of the final lithographic design.
4. Measurement accuracy
Comparing with the experimental data, our model for
measurement frequency band and capacitive scaling factor
can match with less than 5% error, if asymmetry offsets are
considered in the model, since the asymmetry of voltage con-
tacts decides the measurement accuracy. This error can be
improved with more careful characterization of the sample
capacitors in Sec. V D 2. Without correcting for the asym-
metry offset resistance the κ− measurement error increases
to 30%, and without correcting for the common mode offset
resistance both −κ and κ−κ give 40% error. In practice,
we want to make these voltage contacts as symmetric as pos-
sible to minimize the asymmetry effects and hence get more
accurate results.
VI. CONCLUSION
Results of four-point sample measurements show that the
circuit equivalent of the full lock-in measurement system can
accurately estimate the four-point characterization for gener-
alized contact impedances below 100 kHz. Therefore, if the
sizes of capacitive contacts are selected appropriately and if
capacitive scaling factors are calibrated accordingly within
corresponding measurement frequency band, the use of ca-
pacitors as contacts in quantitative four-point characteriza-
tions is viable.
ACKNOWLEDGMENTS
This work was supported by, and made use of shared fa-
cilities at the MRSEC program of the NSF (DMR-0520513
and DMR-1121262) at the Materials Research Center of
Northwestern University. Quantum well samples were pro-
vided by S. Schmult and W. Dietsche at the Max-Planck-
Institut fuer Festkoerperforschung in Stuttgart.
APPENDIX: FOUR-POINT CHARACTERIZATION
WITHOUT PREAMPLIFIER
We studied characterization of the four-point test device
in a standard lock-in measurement system without using a
preamplifier as shown in Fig. 17, both to verify the valid-
ity of the circuit equivalent model and also to show how
much the results degrade when a preamplifier is not used. The
comparison of experimental results and PSpice circuit simu-
lations in Fig. 18 confirms that the circuit simulation matches
well over the entire frequency range below 100 kHz.
Note that the input resistance of lock-in amplifier
(Rin = 10 M) is much less than that of the preamplifier.
When Rin is comparable to other resistances in the circuit,
such as the source resistance (RS = 100 M), it needs to
be included when calculating the low cutoff frequency. The
modified low cutoff frequency of −κ is
fL = (2π RinCV)−1 (A1)
and the modified low cutoff frequency of κ− is
fL =
1 + 2RS
Rin
+ CM
CI
2π RSCM
. (A2)
The small input resistance of lock-in amplifier results in the
significant increase of the low cut-off frequency of −κ and
κ− as defined in Sec. IV A, reducing the measurement
FIG. 17. (a) Diagram of the standard lock-in measurement system of the
four-point test device of Sec. IV using the SR830 lock-in but no preamplifier.
(b) Circuit equivalent of the measurement system.
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FIG. 18. Magnitude and phase Bode plots of four-point electrical impedance
of the test device (solid line) and its corresponding PSpice circuit simulations
(dashed line) for the lock-in measurement system using the SR830 lock-in:
(a) −, (b) −κ , (c) κ−, and (d) κ−κ . Note the reduced measurement
band where phase approaches zero compared to measurements performed
with the preamplifier in Fig. 8.
frequency band, as shown in Figs. 18(b) and 18(c). The κ−κ
configuration in Fig. 18(d) does not give a well-defined fre-
quency band with 0◦ phase rotation. For this reason, the
preamplifier stage in Sec. IV is necessary to get useful results
with capacitive contact measurements.
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